Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

The key differentiator is x86 vs PPC and 1 TB/s bus.


PPC was ok, the killer was that you had to write code specifically for the Cell (co)processors and their limited memory addressing if you wanted the promised compute performance.


> 1 TB/s bus

Is that the new marketing term for shared VRAM?




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: