Yes, you can fit more chips on lower nm, but you spend lots of money on tooling and suffer from lower yields compared to high nm processes. The cost of developing and tooling a modern, competitive ASIC, if you need a relatively modern process, can be tens of millions of dollars (not counting the IP development itself, just bringing to production).